We report a new charge-trap-engineered flash non-volatile memory that has combined 5nm Si 3 N 4 and 0.9nm EOT HfON trapping layers, within double-barrier and double-tunnel layers. At 150 o C under a 100μs and ±16V P/E, this device showed good device integrity of a 5.6V initial ΔV th window and 3.8V 10-year extrapolated retention window. These data are better than the 3.3V initial ΔV th and 1.7V 10-year data for a similar structure not having the extra HfON layer.
Introduction
According to the International Technology Roadmap for Semiconductors (ITRS) [1] , continuous down-scaling of SONOS non-volatile memory (NVM) [1] - [12] is required by scaling down the charge-trapping layer to <6nm, to suppress short-channel effects. This is challenging since the charge trapping deteriorates when the Si 3 N 4 is made thinner -for instance, very little charge trapping was shown for a 2nm Si 3 N 4 layer used as the tunnel layer of BE-SONOS [10] . The high temperature retention also gets worse when the Si 3 N 4 is thin, due to the higher trap energy in the oxide/Si 3 N 4 /oxide, arising from quantum confinement. The retention may be improved by using a BE-SONOS structure [10] , but this yields low erase speeds (10~100ms). Such a retention and erase-speed trade-off is a fundamental limitation of chargetrap-flash (CTF) NVM. We have addressed this using a deep-trapping Al(Ga)N or HfON layer in a MONOS device [5] - [8] . The retention improves with increasing electron affinity (E vac -E C ), going from Al(Ga)N to HfON. By using an Al(Ga)N trapping layer, rather than Si 3 N 4 , the retention improves in a SONOS device, as confirmed by Samsung [9] . Here we report a novel charge-trap-engineered flash (CTEF) NVM device. This combines a 5nm Si 3 N 4 with a 0.9nm EOT layer of HfON, within double-barrier and double-tunnel layers, and still shows good retention and a large memory window. At 150 o C and ±16V program/erase (P/E), the device showed a P/E speed of 100μs, an initial ΔV th window of 5.6V
and an extrapolated 10-year retention of 3.8V. These results are much better than those of a control CTF device with a [20] for 32 nm node high-κ p-and n-MOSFETs. For comparison, control devices having a single layer of Si 3 N 4 CTF, and a similar structure, were made. The devices were measured by P/E, cycling and retention to 150 o C.
Results and Discussion

A. P/E Characteristics:
In Fig. 1 ΔV th of 5.6V and 10-year window of 3.8V were measured at 100μs and ±16V P/E. The 10 2~1 0 3 times faster erase times, compared with a BE-SONOS design [10] , are due to the lower hole tunneling energy barrier, ΔE V , between the LaAlO 3 and the SiO 2 in the CTEF devices. This design is possible due to the existing ΔE V and ΔE C between HfON trapping layer and high-κ LaAlO 3 tunneling layers for both fast hole tunneling erase and trapped electron retention, respectively. Meanwhile good retention is also maintained by physically thicker double LaAlO 3 -SiO 2 confinement and that stored charges relax from the shallow-trap-energy in the Si 3 N 4 into deeper traps in the HfON [13] - [14] (see Fig. 1(c) ). The large 10-year window would allow 4 logic levels, as in multi-level cells (MLC), since there is an average of ~1.3V between the levels at 150 o C. For comparison, the retention data of a control device appear in Fig. 11 . A 3.3V initial ΔV th and 1.7V 10-year extrapolated memory window were foundmuch worse than data for the CTEF device. The endurance was good: viz. a large 10 5 -cycle window of 4.9V and 10 3 -cycled 10-year retention window of 4.1V, at ±16V 100μs P/E (Figs. 12-13 ). This performance occurs because the rapid P/E produces less stress and trap-generation in the 3nm EOT LaAlO 3 -SiO 2 tunnel oxide. Table 1 compares and summarizes the memory data. Our CTEF device data compares well with that for other devices [2] - [12] , and shows a larger memory window, better 150 o C retention and higher speed.
Conclusions
We report a new CTEF NVM device with excellent 10-year extrapolated retention window of 3.8V from an initial 5.6V memory window at 150 o C, at 100μs and a ±16V P/E. This was realized by using combined shallow-and deep-trapping layers of Si 3 N 4 -HfON. 
